

ANALOG 3-Channel, Low Noise, Low Power, 16/24-Bit DEVICES 5-A And with On Chin In American

Preliminary Technical Information

AD7798/AD7799

FEATURES

RMS noise: 80 nV at 16.6 Hz (AD7798) 65 nV at 16.6 Hz (AD7799) 30 nV at 4.17 Hz (AD7799)

Current: 400 µA typ Power-down: 1 µA max

Low noise programmable gain instrumentation-amp

Update rate: 4.17 Hz to 500 Hz

3 differential inputs Internal clock oscillator

Simultaneous 50 Hz/60 Hz rejection

Low Side Power Switch

Programmable Digital Outputs

Burnout currents

Power supply: 2.7 V to 5.25 V -40°C to +105°C temperature range Independent interface power supply

16-lead TSSOP package


INTERFACE

3-wire serial SPI®-, QSPI™-, MICROWIRE™-, and DSP-compatible Schmitt trigger on SCLK

APPLICATIONS

Pressure measurement Weigh scales Strain gauge transducers Gas analysis Industrial process control Instrumentation Portable instrumentation **Blood analysis Smart transmitters** Liquid/gas chromotography 6-digit DVM

FUNCTIONAL BLOCK DIAGRAM



Fiaure 1.

GENERAL DESCRIPTION

The AD7798/AD7799 is a low power, low noise, complete analog front end for high precision measurement applications. The AD7798/AD7799 contains a low noise 16/24-bit Σ - Δ ADC with three differential analog inputs. The on-chip low noise instrumentation amplifier means that signals of small amplitude can be interfaced directly to the ADC. With a gain setting of 64, the rms noise is 30 nV for the AD7799 and 40 nV for the AD7798 when the update rate equals 4.17 Hz.

On-chip features include a low side power switch, programmable digital output pins, burnout currents and an internal clock oscillator. The output data rate from the part is software-programmable and can be varied from 4.17 Hz to 500

The part operates with a power supply from 2.7 V to 5.25 V. The AD7798 consumes a current of 300 µA typical while the AD7799 consumes 400 µA typical. Both devices are housed in a 16-lead TSSOP package.

Preliminary Technical Information

AD7798/AD7799

TABLE OF CONTENTS

| Specifications | ADC Circuit Information | 19 |
|--|--------------------------------|----|
| Timing Characteristics6 | Overview | 19 |
| Absolute Maximum Ratings 8 | Digital Interface | 20 |
| ESD Caution | Circuit Description | 23 |
| Pin Configuration and Function Descriptions9 | Analog Input Channel | 23 |
| Output Noise and Resolution Specifications | Instrumentation Amplifier | 23 |
| AD779810 | Bipolar/Unipolar Configuration | 23 |
| AD779911 | Data Output Coding | 23 |
| Typical Performance Characteristics | Burnout Currents | 24 |
| On-Chip Registers | Reference | 24 |
| Communications Register | Reference Detect | 24 |
| Status Register14 | Reset | 24 |
| Mode Register14 | AV _{DD} Monitor | 24 |
| Configuration Register16 | Calibration | 24 |
| Data Register17 | Grounding and Layout | 2! |
| ID Register17 | Applications | 22 |
| IO Register17 | Weigh Scales | 22 |
| Offset Register | Outline Dimensions | 28 |
| Full-Scale Register | Ordering Guide | 28 |

REVISION HISTORY

Prelim E, November 2004: Initial Version

SPECIFICATIONS

 $AV_{DD} = 2.7 \text{ V}$ to 5.25 V; $DV_{DD} = 2.7 \text{ V}$ to 5.25 V; GND = 0 V; $REFIN(+) = AV_{DD}$; REFIN(-) = 0 V, all specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 1.

| 4.17 - 500 24 16 See Tables in ADC Description See Tables in ADC Description ±15 ±1 ±10 ±10 ±1 ±3 100 ± V _{REF} /Gain GND - 30 mV AV _{DD} + 30 mV | Hz nom Bits min Bits min ppm of FSR max | $f_{ADC} < 250$ Hz. AD7799 AD7798 Gain = 1 to 16 Gain = 32 to 128 AIN = 1V/Gain, Gain \geq 4 $V_{REF} = REFIN(+) - REFIN(-)$, Gain = 1 to 128 Gain = 1 or 2 |
|---|---|---|
| 24 16 See Tables in ADC Description See Tables in ADC Description ±15 ±1 ±10 ±10 ±10 ±1 ±3 100 ± V _{REF} /Gain GND – 30 mV | Bits min Bits min ppm of FSR max µV typ nV/°C typ µV typ ppm/°C typ ppm/°C typ dB min V nom | AD7798 Gain = 1 to 16 Gain = 32 to 128 AIN = $1V/Gain$, $Gain \ge 4$ $V_{REF} = REFIN(+) - REFIN(-)$, $Gain = 1$ to 128 |
| 16 See Tables in ADC Description See Tables in ADC Description ±15 ±1 ±10 ±10 ±1 ±3 100 ± V_REF/Gain GND – 30 mV | ppm of FSR max μV typ nV/°C typ μV typ ppm/°C typ ppm/°C typ dB min V nom | AD7798 Gain = 1 to 16 Gain = 32 to 128 AIN = $1V/Gain$, $Gain \ge 4$ $V_{REF} = REFIN(+) - REFIN(-)$, $Gain = 1$ to 128 |
| See Tables in ADC Description See Tables in ADC Description ±15 ±1 ±10 ±10 ±11 ±3 100 ± V_REF/Gain | ppm of FSR max µV typ nV/°C typ µV typ ppm/°C typ ppm/°C typ dB min V nom | Gain = 1 to 16 Gain = 32 to 128 AIN = 1V/Gain, Gain \geq 4 $V_{REF} = REFIN(+) - REFIN(-)$, Gain = 1 to 128 |
| Description See Tables in ADC Description ±15 ±1 ±10 ±10 ±1 ±3 100 ± V_REF/Gain | ppm of FSR max µV typ nV/°C typ µV typ ppm/°C typ ppm/°C typ dB min V nom | Gain = 32 to 128 AIN = $1V/Gain$, Gain ≥ 4 $V_{REF} = REFIN(+) - REFIN(-)$, Gain = 1 to 128 |
| See Tables in ADC Description ±15 ±1 ±10 ±10 ±1 ±3 100 ± V_REF/Gain | μV typ nV/°C typ μV typ ppm/°C typ ppm/°C typ dB min V nom | Gain = 32 to 128 AIN = $1V/Gain$, Gain ≥ 4 $V_{REF} = REFIN(+) - REFIN(-)$, Gain = 1 to 128 |
| ±15 ±1 ±10 ±10 ±1 ±3 100 ± V _{REF} /Gain | μV typ nV/°C typ μV typ ppm/°C typ ppm/°C typ dB min V nom | Gain = 32 to 128 AIN = $1V/Gain$, Gain ≥ 4 $V_{REF} = REFIN(+) - REFIN(-)$, Gain = 1 to 128 |
| ±1 ±10 ±10 ±1 ±3 100 ± V _{REF} /Gain | μV typ nV/°C typ μV typ ppm/°C typ ppm/°C typ dB min V nom | Gain = 32 to 128 AIN = $1V/Gain$, Gain ≥ 4 $V_{REF} = REFIN(+) - REFIN(-)$, Gain = 1 to 128 |
| ±10 ±10 ±1 ±3 100 ± V _{REF} /Gain | nV/°C typ μV typ ppm/°C typ ppm/°C typ dB min V nom | Gain = 32 to 128 AIN = 1V/Gain, Gain ≥ 4 $V_{REF} = REFIN(+) - REFIN(-), Gain = 1 \text{ to } 128$ |
| ±10 ±1 ±3 100 ± V _{REF} /Gain | µV typ ppm/°C typ ppm/°C typ dB min V nom V min | Gain = 32 to 128 AIN = 1V/Gain, Gain ≥ 4 $V_{REF} = REFIN(+) - REFIN(-), Gain = 1 \text{ to } 128$ |
| ±1 ±3 100 ± V _{REF} /Gain GND – 30 mV | ppm/°C typ ppm/°C typ dB min V nom | Gain = 32 to 128 AIN = $1V/Gain$, Gain ≥ 4 $V_{REF} = REFIN(+) - REFIN(-)$, Gain = 1 to 128 |
| ±3 100 ± V _{REF} /Gain GND – 30 mV | ppm/°C typ dB min V nom V min | Gain = 32 to 128 AIN = $1V/Gain$, Gain ≥ 4 $V_{REF} = REFIN(+) - REFIN(-)$, Gain = 1 to 128 |
| ± V _{REF} /Gain GND – 30 mV | V nom V min | AIN = 1V/Gain, Gain ≥ 4 $V_{REF} = REFIN(+) - REFIN(-), Gain = 1 \text{ to } 128$ |
| ± V _{REF} /Gain GND – 30 mV | V nom | $V_{REF} = REFIN(+) - REFIN(-)$, Gain = 1 to 128 |
| GND – 30 mV | V min | |
| GND – 30 mV | V min | |
| | | Gain = 1 or 2 |
| | | Guil - 1 01 2 |
| A VUU T JU IIIV | | |
| GND + 100 mV | V min | Gain = 1 or 2 |
| | | Gairi – 1 Oi 2 |
| | | Gain = 4 to 128 |
| | | Gaiii = 4 to 128 |
| | | \(\(\langle |
| 0.5 | v min | $V_{CM} = (AIN(+) + AIN(-))/2$, Gain = 4 to 128 |
| | | |
| . 4 | | |
| | | Gain = 1 or 2, Update Rate < 100 Hz |
| | | Gain = 4 to 128, Update Rate < 100 Hz |
| | | AIN3(+) / AIN3(-) |
| ±2 | pA/°C typ | |
| | | Gain = 1 or 2 |
| ±400 | | Input current varies with input voltage |
| ±50 | pA/V/°C typ | |
| | | |
| 65 | dB min | 80 dB typ, 50 ± 1 Hz, 60 ± 1 Hz, FS [3:0] = 1010 |
| 80 | dB min | 90 dB typ, 50 ± 1 Hz, FS [3:0] = 1001 ⁶ |
| 90 | dB min | 100 dB typ, 60 ± 1 Hz, FS [3:0] = 1000^6 |
| | | |
| 100 | dB min | AIN = 1V/Gain, Gain ≥4 |
| | | 50 ± 1 Hz, 60 ± 1 Hz, FS [3:0] = 1010^6 |
| 100 | dB min | 50 ± 1 Hz (FS [3:0] = 1001^6), 60 ± 1 Hz (FS [3:0] = 1000^6) |
| | AV _{DD} - 100 mV GND + 300 mV AV _{DD} - 1.1 0.5 ±1 ±250 ±1 ±2 ±400 ±50 65 80 90 100 100 | AV _{DD} – 100 mV GND + 300 mV V min AV _{DD} – 1.1 V max V min ±1 nA max pA max ±250 pA max t1 nA max pA/°C typ ±400 pA/V/°C typ ±50 65 dB min dB min dB min 100 dB min 100 dB min |

Preliminary Technical Information

| Parameter | AD7798B/AD7799B ¹ | Unit | Test Conditions/Comments |
|--|------------------------------|-------------|---|
| REFERENCE | | | |
| External REFIN Voltage | 2.5 | V nom | REFIN = REFIN(+) - REFIN(-) |
| Reference Voltage Range ² | 0.1 | V min | |
| | AV _{DD} | V max | When $V_{REF} = AV_{DD}$, the differential input must be limited to $0.9x\ V_{REF}$ /gain if the in-amp is active. |
| Absolute REFIN Voltage Limits ² | GND – 30 mV | V min | |
| j | $AV_{DD} + 30 \text{ mV}$ | V max | |
| Average Reference Input Current | 400 | nA/V typ | |
| Average Reference Input Current Drift | ±0.03 | nA/V/°C typ | |
| Normal Mode Rejection | Same as for Analog Inputs | 7, | |
| Common-Mode Rejection | 100 | dB typ | |
| LOW SIDE POWER SWITCH | | | |
| Ron | 7 | Ω max | $AV_{DD} = 5 V$ |
| | 9 | Ω max | $AV_{DD} = 3 V$ |
| Allowable Current ² | 30 | mA max | Continuous Current |
| DIGITAL OUTPUTS (P1 & P2) | | | |
| V _{он} , Output High Voltage ² | AV _{DD} – 0.6 | V min | $AV_{DD} = 3 \text{ V, } I_{SOURCE} = 100 \mu A$ |
| V _{OL} , Output Low Voltage ² | 0.4 | V max | $AV_{DD} = 3 \text{ V, } I_{SINK} = 100 \mu A$ |
| V _{он} , Output High Voltage ² | 4 | V min | $AV_{DD} = 5 \text{ V}$, $I_{SOURCE} = 200 \mu A$ |
| V _{OL} , Output Low Voltage ² | 0.4 | V max | $AV_{DD} = 5 \text{ V}, I_{SINK} = 800 \mu A$ |
| INTERNAL CLOCK | | | |
| Frequency ² | 64 ± 3% | KHz min/max | |
| Duty Cycle | 50:50 | % typ | |
| LOGIC INPUTS | | 71 | |
| CS ² | | | |
| V _{INL} , Input Low Voltage | 0.8 | V max | $DV_{DD} = 5 V$ |
| The mean tomage | 0.4 | V max | $DV_{DD} = 3 V$ |
| V _{INH} , Input High Voltage | 2.0 | V min | $DV_{DD} = 3 \text{ V or } 5 \text{ V}$ |
| SCLK, CLK and DIN (Schmitt-Triggered Input) ² | | | |
| V _T (+) | 1.4/2 | V min/V max | $DV_{DD} = 5 V$ |
| V _T (–) | 0.8/1.7 | V min/V max | $DV_{DD} = 5 V$ |
| $V_T(+) - V_T(-)$ | 0.1/0.17 | V min/V max | $DV_{DD} = 5 V$ |
| V _T (+) | 0.9/2 | V min/V max | $DV_{DD} = 3 V$ |
| V _T (–) | 0.4/1.35 | V min/V max | $DV_{DD} = 3 V$ |
| $V_T(+) - V_T(-)$ | 0.06/0.13 | V min/V max | DV _{DD} = 3 V |
| Input Currents | ±10 | uA max | $V_{IN} = DV_{DD}$ or GND |
| Input Capacitance | 10 | pF typ | All digital inputs |
| LOGIC OUTPUTS (Including CLK) | | | |
| V _{OH} , Output High Voltage ² | DV _{DD} – 0.6 | V min | $DV_{DD} = 3 \text{ V, } I_{SOURCE} = 100 \mu\text{A}$ |
| V _{OL} , Output Low Voltage ² | 0.4 | V max | $DV_{DD} = 3 \text{ V, Islank} = 100 \mu\text{A}$ |
| V _{OH} , Output High Voltage ² | 4 | V min | $DV_{DD} = 5 \text{ V, I}_{SOURCE} = 200 \mu\text{A}$ |
| V _{OL} , Output Low Voltage ² | 0.4 | V max | $DV_{DD} = 5 \text{ V, } I_{SINK} = 1.6 \text{ mA (DOUT/\overline{RDY})}/800 \mu\text{A}$ (CLK) |
| Floating-State Leakage Current | ±10 | μA max | |
| Floating-State Output Capacitance | 10 | pF typ | |
| Data Output Coding | Offset Binary | F. 2E | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |

| Parameter | AD7798B/AD7799B ¹ | Unit | Test Conditions/Comments |
|-----------------------------------|------------------------------|-----------|--|
| SYSTEM CALIBRATION ² | | | |
| Full-Scale Calibration Limit | 1.05 × FS | V max | |
| Zero-Scale Calibration Limit | −1.05 × FS | V min | |
| Input Span | 0.8 × FS | V min | |
| | 2.1 × FS | V max | |
| POWER REQUIREMENTS ⁷ | | | |
| Power Supply Voltage | | | |
| AV_{DD} – GND | 2.7/5.25 | V min/max | |
| DV_{DD} – GND | 2.7/5.25 | V min/max | |
| Power Supply Currents | | | |
| I _{DD} Current | 140 | μA max | 110 μ A typ @ AV _{DD} = 3 V, 125 μ A typ @ AV _{DD} = 5 V, Unbuffered Mode |
| | 185 | μA max | 130 μ A typ @ AV _{DD} = 3 V, 165 μ A typ @ AV _{DD} = 5 V, Buffered Mode, Gain = 1 or 2 |
| | 400 | μA max | $300 \mu A typ @ AV_{DD} = 3 V$, $350 \mu A typ @ AV_{DD} = 5 V$, $Gain = 4 to 128$, $AD7798$ |
| | 500 | μA max | $400 \mu\text{A} \text{ typ @ AV}_{DD} = 3 \text{V}, 450 \mu\text{A} \text{ typ @ AV}_{DD} = 5 \text{V}, \text{Gain} = 4 \text{ to } 128, \text{AD7799}$ |
| I _{DD} (Power-Down Mode) | 1 | μA max | |

¹Temperature Range –40°C to +105°C.
²Specification is not production tested but is supported by characterization data at initial product release.
³Following a calibration, this error will be in the order of the noise for the programmed gain and update rate selected.

⁴Recalibration at any temperature will remove these errors.

Full-scale error applies to both positive and negative full-scale and applies at the factory calibration conditions ($AV_{DD} = 4 \text{ V}$, Gain = 1, $T_A = 25^{\circ}C$).

⁶FS[3:0] are the four bits used in the mode register to select the output word rate. ⁷Digital inputs equal to DV_{DD} or GND with excitation currents and bias voltage generator disabled.

TIMING CHARACTERISTICS

 $AV_{DD} = 2.7 \text{ V}$ to 5.25 V; $DV_{DD} = 2.7 \text{ V}$ to 5.25 V; GND = 0 V, input logic 0 = 0 V, input logic $1 = DV_{DD}$, unless otherwise noted.

Table 2.

| Parameter ^{1, 2} | Limit at T _{MIN} , T _{MAX} (B Version) | Unit | Conditions/Comments |
|---------------------------|--|--------|---|
| t ₃ | 100 | ns min | SCLK High Pulse Width |
| t ₄ | 100 | ns min | SCLK Low Pulse Width |
| Read Operation | | | |
| t ₁ | 0 | ns min | CS Falling Edge to DOUT/RDY Active Time |
| | 60 | ns max | $DV_{DD} = 4.75 \text{ V to } 5.25 \text{ V}$ |
| | 80 | ns max | $DV_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ |
| t_2^3 | 0 | ns min | SCLK Active Edge to Data Valid Delay⁴ |
| | 60 | ns max | $DV_{DD} = 4.75 \text{ V to } 5.25 \text{ V}$ |
| | 80 | ns max | $DV_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ |
| t ₅ 5,6 | 10 | ns min | Bus Relinquish Time after CS Inactive Edge |
| | 80 | ns max | |
| t ₆ | 0 | ns min | SCLK Inactive Edge to CS Inactive Edge |
| t ₇ | 10 | ns min | SCLK Inactive Edge to DOUT/RDY High |
| Write Operation | | | |
| t ₈ | 0 | ns min | CS Falling Edge to SCLK Active Edge Setup Time ⁴ |
| t ₉ | 30 | ns min | Data Valid to SCLK Edge Setup Time |
| t ₁₀ | 25 | ns min | Data Valid to SCLK Edge Hold Time |
| t ₁₁ | 0 | ns min | CS Rising Edge to SCLK Edge Hold Time |

¹Sample tested during initial release to ensure compliance. All input signals are specified with $t_R = t_F = 5$ ns (10% to 90% of DV_{DD}) and timed from a voltage level of 1.6 V. ²See Figure 3 and Figure 4.

FRDY returns high after a read of the ADC. In single conversion mode and continuous conversion mode, the same data can be read again, if required, while RDY is high, although care should be taken to ensure that subsequent reads do not occur close to the next output update. In continuous read mode, the digital word can be read only once.




Figure 2. Load Circuit for Timing Characterization

 $^{^3}$ These numbers are measured with the load circuit of Figure 2 and defined as the time required for the output to cross the V_{OL} or V_{OH} limits.

⁴SCLK active edge is falling edge of SCLK.

These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus relinquish times of the part and, as such, are independent of external bus loading capacitances.




Figure 3. Read Cycle Timing Diagram




Figure 4. Write Cycle Timing Diagram

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

| Parameter | Rating |
|---------------------------------|---|
| | natilig |
| AV _{DD} to GND | |
| DV _{DD} to GND | −0.3 V to +7 V |
| −0.3 V to +7 V | |
| Analog Input Voltage to GND | $-0.3 \text{ V to AV}_{DD} + 0.3 \text{ V}$ |
| Reference Input Voltage to GND | $-0.3 \text{ V to AV}_{DD} + 0.3 \text{ V}$ |
| Digital Input Voltage to GND | $-0.3 \text{ V to DV}_{DD} + 0.3 \text{ V}$ |
| Digital Output Voltage to GND | −0.3 V to DV _{DD} + 0.3 V |
| AIN/Digital Input Current | 10 mA |
| Operating Temperature Range | −40°C to +85°C |
| Storage Temperature Range | −65°C to +150°C |
| Maximum Junction | 150°C |
| Temperature | |
| TSSOP | |
| θ_{JA} Thermal Impedance | 128°C/W |
| θ_{JC} Thermal Impedance | 14°C/W |
| Lead Temperature, Soldering | |
| Vapor Phase (60 sec) | 215°C |
| InfraRed (15 sec) | 220°C |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 5. Pin Configuration

Table 4. Pin Function Descriptions

| Table | 4. Pin Functi | on Descriptions |
|-------|------------------|---|
| Pin | | |
| No. | Mnemonic | Function |
| 1 | SCLK | Serial Clock Input for Data Transfers to and from the ADC. The SCLK has a Schmitt-triggered input, making the interface suitable for opto-isolated applications. The serial clock can be continuous with all data transmitted in a continuous train of pulses. Alternatively, it can be a noncontinuous clock with the information being transmitted to or from the ADC in smaller batches of data. |
| 2 | CS | Chip Select Input. This is an active low logic input used to select the ADC. \overline{CS} can be used to select the ADC in systems with more than one device on the serial bus or as a frame synchronization signal in communicating with the device. \overline{CS} can be hardwired low, allowing the ADC to operate in 3-wire mode with SCLK, DIN, and DOUT used to interface with the device. |
| 3 | AIN3(+)/P1 | Analog Input/Digital Output pin. AIN3(+) is the positive terminal of the differential analog input pair AIN3(+)/AIN3(–). Alternatively, this pin can function as a general purpose output bit referenced between AV _{DD} and GND |
| 4 | AIN3(-)/P2 | Analog Input/ Digital Output pin. AIN3(–) is the negative terminal of the differential analog input pair AIN3(+)/AIN3(–). Alternatively, this pin can function as a general purpose output bit referenced between AVDD and GND |
| 5 | AIN1(+) | Analog Input. AIN1(+) is the positive terminal of the differential analog input pair AIN1(+)/AIN1(-). |
| 6 | AIN1(-) | Analog Input. AIN1(–) is the negative terminal of the differential analog input pair AIN1(+)/AIN1(–). |
| 7 | AIN2(+) | Analog Input. AIN2(+) is the positive terminal of the differential analog input pair AIN2(+)/AIN2(–). |
| 8 | AIN2(-) | Analog Input. AIN2(–) is the negative terminal of the differential analog input pair AIN2(+)/AIN2(–). |
| 9 | REFIN(+) | Positive Reference Input. |
| | | An external reference can be applied between REFIN(+) and REFIN(-). REFIN(+) can lie anywhere between AV _{DD} and GND + 0.1 V. The nominal reference voltage (REFIN(+) – REFIN($-$)) is 2.5 V, but the part functions with a reference from 0.1 V to AV _{DD} . |
| 10 | REFIN(-) | Negative Reference Input. |
| | | REFIN(–) is the negative reference input for REFIN. This reference input can lie anywhere between GND and $AV_{DD} - 0.1$ V. |
| 11 | PSW | Low Side Power Switch to GND. |
| 12 | GND | Ground Reference Point. |
| 13 | AV_{DD} | Supply Voltage, 2.7 V to 5.25 V. |
| 14 | DV _{DD} | Digital Interface Supply Voltage. The logic levels for the serial interface pins are related to this supply, which is between 2.7 V and 5.25 V. The DV _{DD} voltage in independent of the voltage on AV _{DD} so, AV _{DD} can equal 5 V with DV _{DD} at 3 V or vice versa. |
| 15 | DOUT/RDY | Serial Data Output/Data Ready Output. DOUT/RDY serves a dual purpose. It functions as a serial data output pinto access the output shift register of the ADC. The output shift register can contain data from any of the on-chip data or control registers. In addition, DOUT/RDY operates as a data ready pin, going low to indicate the completion of a conversion. If the data is not read after the conversion, the pin will go high before the next update occurs. The DOUT/RDY falling edge can be used as an interrupt to a processor, indicating that valid data is available. With an external serial clock, the data can be read using the DOUT/RDY pin. With CS low, the data/control word information is placed on the DOUT/RDY pin on the SCLK falling edge and is valid on the SCLK rising edge. |
| 16 | DIN | Serial Data Input to the input shift register on the ADC. Data in this shift register is transferred to the control registers within the ADC, the register selection bits of the communications register identifying the appropriate register. |

OUTPUT NOISE AND RESOLUTION SPECIFICATIONS

AD7798

Table 5 shows the AD7798's output rms noise for some of the update rates and gain settings. The numbers given are for the bipolar input range with a 5 V reference. These numbers are typical and are generated with a differential input voltage of 0V. Table 6 shows the effective resolution while the output peak-to-peak resolution is shown in brackets. It is important to note that

the effective resolution is calculated using the rms noise while the p-p resolution is based on the p-p noise. The p-p resolution represents the resolution for which there will be no code flicker. These numbers are typical and are rounded to the nearest LSB.

Table 5. Output RMS Noise (μ V) vs. Gain and Output Update Rate for the AD7798 Using a 5 V Reference

| Update Rate | Gain of 1 | Gain of 2 | Gain of 4 | Gain of 8 | Gain of 16 | Gain of 32 | Gain of 64 | Gain of 128 |
|-------------|-----------|-----------|-----------|-----------|------------|------------|------------|-------------|
| 4.17 Hz | 0.64 | 0.6 | 0.29 | 0.22 | 0.1 | 0.065 | 0.039 | 0.041 |
| 8.33 Hz | 1.04 | 0.96 | 0.38 | 0.26 | 0.13 | 0.078 | 0.057 | 0.055 |
| 16.7 Hz | 1.55 | 1.45 | 0.54 | 0.36 | 0.18 | 0.11 | 0.087 | 0.086 |
| 33.3 Hz | 2.3 | 2.13 | 0.74 | 0.5 | 0.23 | 0.17 | 0.124 | 0.118 |
| 62.5 Hz | 2.95 | 2.85 | 0.92 | 0.58 | 0.29 | 0.2 | 0.153 | 0.144 |
| 125 Hz | 4.89 | 4.74 | 1.49 | 1 | 0.48 | 0.32 | 0.265 | 0.283 |
| 250 Hz | 11.76 | 9.5 | 4.02 | 1.96 | 0.88 | 0.45 | 0.379 | 0.397 |
| 500 Hz | 11.33 | 9.44 | 3.07 | 1.79 | 0.99 | 0.63 | 0.568 | 0.593 |

Table 6. Typical Resolution (Bits) vs. Gain and Output Update Rate for the AD7798 Using a 5V Reference

| Update Rate | Gain of 1 | Gain of 2 | Gain of 4 | Gain of 8 | Gain of 16 | Gain of 32 | Gain of 64 | Gain of 128 |
|--------------------|-----------|-----------|-----------|-----------|------------|------------|------------|-------------|
| 4.17 Hz | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (16) |
| 8.33 Hz | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (16) |
| 16.7 Hz | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (16) |
| 33.3 Hz | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (15.5) |
| 62.5 Hz | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (15) |
| 125 Hz | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 16 (16) | 165 (15) | 16 (14) |
| 250 Hz | 16 (15.5) | 16 (15) | 16 (15) | 16 (15) | 16 (15.5) | 16 (15.5) | 16 (14.5) | 16 (13.5) |
| 500 Hz | 16 (15.5) | 16 (15) | 16 (15.5) | 16 (15.5) | 16 (15) | 16 (15) | 16 (14) | 15.5 (13) |

AD7799

Table shows the AD7799's output rms noise for some of the update rates and gain settings. The numbers given are for the bipolar input range with a 5 V reference. These numbers are typical and are generated with a differential input voltage of 0 V. Table shows the effective resolution, while the output peak-to-peak resolution is given in . It is important to note that the

effective resolution is calculated using the rms noise while the p-p resolution is calculated based on peak-to-peak noise. The p-p resolution represents the resolution for which there will be no code flicker. These numbers are typical and are rounded to the nearest LSB.

Table 7. Output RMS Noise (μV) vs. Gain and Output Update Rate for the AD7799 Using a 5 V Reference

| Update Rate | Gain of 1 | Gain of 2 | Gain of 4 | Gain of 8 | Gain of 16 | Gain of 32 | Gain of 64 | Gain of 128 |
|-------------|-----------|-----------|-----------|-----------|------------|------------|------------|-------------|
| 4.17 Hz | | | | | | | | |
| 8.33 Hz | | | | | | | | |
| 16.7 Hz | | | | | | | | |
| 33.3 Hz | | | | | | | | |
| 62.5 Hz | | | | | | | | |
| 125 Hz | | | | | | | | |
| 250 Hz | | | | | | | | |
| 500 Hz | | | | | | | | |

Table 8. Typical Resolution (Bits) vs. Gain and Output Update Rate for the AD7799 Using a 5 V Reference

| Update Rate | Gain of 1 | Gain of 2 | Gain of 4 | Gain of 8 | Gain of 16 | Gain of 32 | Gain of 64 | Gain of 128 |
|--------------------|-----------|-----------|-----------|-----------|------------|------------|------------|-------------|
| 4.17 Hz | | | | | | | | |
| 8.33 Hz | | | | | | | | |
| 16.7 Hz | | | | | | | | |
| 33.3 Hz | | | | | | | | |
| 62.5 Hz | | | | | | | | |
| 125 Hz | | | | | | | | |
| 250 Hz | | | | | | | | |
| 500 Hz | | | | | | | | |

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. Typical Noise Plot (Internal Reference, Gain = 64, Update Rate = 16.7 Hz) for AD7793





Figure 7. Noise Distribution Histogram for AD7793 (Internal Reference, Gain = 64, Update Rate = 16.7 Hz)






Figure 9. Excitation Current Matching (1 mA) at Ambient Temperature




Figure 10. Bias Voltage Generator Power Up Time vs. Load Capacitance




Figure 11. RMS Noise vs. Reference Voltage (Gain = 1)

ON-CHIP REGISTERS

The ADC is controlled and configured via a number of on-chip registers, which are described on the following pages. In the following descriptions, *set* implies a Logic 1 state and *cleared* implies a Logic 0 state, unless otherwise stated.

COMMUNICATIONS REGISTER

(RS2, RS1, RS0 = 0, 0, 0)

The communications register is an 8-bit write-only register. All communications to the part must start with a write operation to the communications register. The data written to the communications register determines whether the next operation is a read or write operation, and to which register this operation takes place. For read or write operations, once the subsequent read or write operation to the selected register is complete, the interface returns to where it expects a write operation to the communications register. This is the default state of the interface and, on power-up or after a reset, the ADC is in this default state waiting for a write operation to the communications register. In situations where the interface sequence is lost, a write operation of at least 32 serial clock cycles with DIN high returns the ADC to this default state by resetting the entire part. Table 7 outlines the bit designations for the communications register. CR0 through CR7 indicate the bit location, CR denoting the bits are in the communications register. CR7 denotes the first bit of the data stream. The number in brackets indicates the power-on/reset default status of that bit.

| CR7 | CR6 | CR5 | CR4 | CR3 | CR2 | CR1 | CR0 |
|---------|---------|--------|--------|--------|----------|------|------|
| WEN (0) | R/W (0) | RS2(0) | RS1(0) | RS0(0) | CREAD(0) | 0(0) | 0(0) |

Table 7. Communications Register Bit Designations

| Bit Location | Bit Name | Description |
|--------------|----------|---|
| CR7 | WEN | Write Enable Bit. A 0 must be written to this bit so that the write to the communications register actually occurs. If a 1 is the first bit written, the part will not clock on to subsequent bits in the register. It will stay at this bit location until a 0 is written to this bit. Once a 0 is written to the WEN bit, the next seven bits will be loaded to the communications register. |
| CR6 | R/W | A 0 in this bit location indicates that the next operation will be a write to a specified register. A 1 in this position indicates that the next operation will be a read from the designated register. |
| CR5-CR3 | RS2-RS0 | Register Address Bits. These address bits are used to select which of the ADC's registers are being selected during this serial interface communication. See Table 8. |
| CR2 | CREAD | Continuous Read of the Data Register. When this bit is set to 1 (and the data register is selected), the serial interface is configured so that the data register can be continuously read, i.e., the contents of the data register are placed on the DOUT pin automatically when the SCLK pulses are applied after the RDY pin goes low to indicate that a conversion is complete. The communications register does not have to be written to for data reads. To enable continuous read mode, the instruction 01011100 must be written to the communications register. To exit the continuous read mode, the instruction 01011000 must be written to the communications register while the RDY pin is low. While in continuous read mode, the ADC monitors activity on the DIN line so that it can receive the instruction to exit continuous read mode. Additionally, a reset will occur if 32 consecutive 1s are seen on DIN. Therefore, DIN should be held low in continuous read mode until an instruction is to be written to the device. |
| CR1-CR0 | 0 | These bits must be programmed to Logic 0 for correct operation. |

Table 8. Register Selection

| RS2 | RS1 | RS0 | Register | Register Size |
|-----|-----|-----|--|---------------------------------|
| 0 | 0 | 0 | Communications Register during a Write Operation | 8-Bit |
| 0 | 0 | 0 | Status Register during a Read Operation | 8-Bit |
| 0 | 0 | 1 | Mode Register | 16-Bit |
| 0 | 1 | 0 | Configuration Register | 16-Bit |
| 0 | 1 | 1 | Data Register | 16/24-Bit |
| 1 | 0 | 0 | ID Register | 8-Bit |
| 1 | 0 | 1 | IO Register | 8-Bit |
| 1 | 1 | 0 | Offset Register | 16-Bit (AD7798)/24-Bit (AD7799) |
| 1 | 1 | 1 | Full-Scale Register | 16-Bit (AD7798)/24-Bit (AD7799) |

STATUS REGISTER

(RS2, RS1, RS0 = 0, 0, 0; Power-On/Reset = 0x80 (AD7798)/0x88 (AD7799))

The status register is an 8-bit read-only register. To access the ADC status register, the user must write to the communications register, select the next operation to be a read, and load bits RS2, RS1 and RS0 with 0. Table 9 outlines the bit designations for the status register. SR0 through SR7 indicate the bit locations, SR denoting the bits are in the status register. SR7 denotes the first bit of the data stream. The number in brackets indicates the power-on/reset default status of that bit.

| SR7 | SR6 | SR5 | SR4 | SR3 | SR2 | SR1 | SRO |
|---------|--------|----------|------|-----|--------|--------|--------|
| RDY (1) | ERR(0) | NOREF(0) | 0(0) | 0/1 | CH2(0) | CH1(0) | CH0(0) |

Table 9. Status Register Bit Designations

| Bit Location | Bit Name | Description |
|--------------|----------|--|
| SR7 | RDY | Ready bit for ADC. Cleared when data is written to the ADC data register. The RDY bit is set automatically after the ADC data register has been read or a period of time before the data register is updated with a new conversion result to indicate to the user not to read the conversion data. It is also set when the part is placed in power-down mode. The end of a conversion is indicated by the DOUT/RDY pin also. This pin can be used as an alternative to the status register for monitoring the ADC for conversion data. |
| SR6 | ERR | ADC Error Bit. This bit is written to at the same time as the RDY bit. Set to indicate that the result written to the ADC data register has been clamped to all 0s or all 1s. Error sources include overrange, underrange. Cleared by a write operation to start a conversion. |
| SR5 | NOREF | No Reference Bit. Set to indicate that the reference (REFIN) is at a voltage that is below a specified threshold. When set, conversion results are clamped to all ones. Cleared to indicate that a valid reference is applied to the reference pins. The NOREF bit is enabled by setting the REF_DET bit in the Configuration register to 1. The ERR bit is also set if the voltage applied to the selected reference input is invalid |
| SR4 | 0 | This bit is automatically <i>cleared</i> . |
| SR3 | 0/1 | This bit is automatically <i>cleared</i> on the AD7798 and is automatically <i>set</i> on the AD7799. |
| SR2-SR0 | CH2-CH0 | These bits indicate which channel is being converted by the ADC. |

MODE REGISTER

(RS2, RS1, RS0 = 0, 0, 1; Power-On/Reset = 0x000A)

The mode register is a 16-bit register from which data can be read or to which data can be written. This register is used to select the operating mode, update rate and clock source. Table 10 outlines the bit designations for the mode register. MR0 through MR15 indicate the bit locations, MR denoting the bits are in the mode register. MR15 denotes the first bit of the data stream. The number in brackets indicates the power-on/reset default status of that bit. Any write to the setup register resets the modulator and filter and sets the RDY bit.

| MR15 | MR14 | MR13 | MR12 | MR11 | MR10 | MR9 | MR8 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| MD2(0) | MD1(0) | MD0(0) | PSW(0) | 0(0) | 0(0) | 0(0) | 0(0) |
| MR7 | MR6 | MR5 | MR4 | MR3 | MR2 | MR1 | MRO |
| 0(0) | 0(0) | 0(0) | 0(0) | FS3(1) | FS2(0) | FS1(1) | FS0(0) |

Table 10. Mode Register Bit Designations

| Bit Location | Bit Name | Description |
|--------------|----------|---|
| MR15-MR13 | MD2-MD0 | Mode Select Bits. These bits select the operational mode of the AD7798/AD7799 (see Table 11). |
| MR12 | PSW | Power Switch Control Bit. <i>Set</i> by user to close the power switch PSW to GND. The power switch can sink up to 30 mA. <i>Cleared</i> by user to open the power switch. When the ADC is placed in power-down mode, the power switch is opened. |
| MR11-MR4 | 0 | These bits must be programmed with a Logic 0 for correct operation. |
| MR3-MR0 | FS3-FS0 | Filter Update Rate Select Bits (see Table 12). |

Table 11. Operating Modes

| | MD1 | | |
|-----|-----|-----|--|
| MD2 | MD1 | MD0 | Mode |
| 0 | 0 | 1 | Continuous Conversion Mode (Default). In continuous conversion mode, the ADC continuously performs conversions and places the result in the data register. RDY goes low when a conversion is complete. The user can read these conversions by placing the device in continuous read mode whereby the conversions are automatically placed on the DOUT line when SCLK pulses are applied. Alternatively, the user can instruct the ADC to output the conversion by writing to the communications register. After power-on, a channel change or a write to the Mode, Configuration, or IO Registers, the first conversion is available after a period 2/f _{ADC} while subsequent conversions are available at a frequency of f _{ADC} . Single Conversion Mode. When single conversion mode is selected, the ADC powers up and performs a single conversion. The oscillator requires 1 ms to power up and settle. The ADC then performs the conversion which takes a time of 2/f _{ADC} . The conversion result in placed in the data register, RDY goes low, and the ADC returns to power-down mode. The |
| 0 | 1 | 0 | conversion remains in the data register and RDY remains active (low) until the data is read or another conversion is performed. Idle Mode. |
| Ü | • | | In Idle Mode, the ADC Filter and Modulator are held in a reset state although the modulator clocks are still provided. |
| 0 | 1 | 1 | Power-Down Mode. In power-down mode, all the AD7798/AD7799 circuitry is powered down including the current sources, burnout currents, bias voltage generator and CLKOUT circuitry. |
| 1 | 0 | 0 | Internal Zero-Scale Calibration. An internal short is automatically connected to the enabled channel. A calibration takes 2 conversion cycles to complete. RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured offset coefficient is placed in the offset register of the selected channel. |
| 1 | 0 | 1 | Internal Full-Scale Calibration. A full-scale input voltage is automatically connected to the selected analog input for this calibration. When the gain equals 1, a calibration takes 2 conversion cycles to complete. For higher gains, 4 conversion cycles are required to perform the full-scale calibration. RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured full-scale coefficient is placed in the full-scale register of the selected channel. Internal full-scale calibrations cannot be performed when the gain equals 128. With this gain setting, a system full-scale calibration can be performed. A full-scale calibration is required each time the gain of a channel is changed to minimize the Full-Scale error. |
| 1 | 1 | 0 | System Zero-Scale Calibration. User should connect the system zero-scale input to the .channel input pins as selected by the CH2-CH0 bits. A system offset calibration takes 2 conversion cycles to complete. RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured offset coefficient is placed in the offset register of the selected channel. |
| 1 | 1 | 1 | System Full-Scale Calibration. User should connect the system full-scale input to the .channel input pins as selected by the CH2-CH0 bits. A calibration takes 2 conversion cycles to complete. RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured full-scale coefficient is placed in the full-scale register of the selected channel. A full-scale calibration is required each time the gain of a channel is changed. |

Table 12. Update Rates Available

| FS3 | FS2 | FS1 | FS0 | f _{ADC} (Hz) | Tsettle (ms) | Rejection @ 50 Hz/60 Hz (Internal Clock) |
|-----|-----|-----|-----|-----------------------|--------------|--|
| 0 | 0 | 0 | 0 | × | × | |
| 0 | 0 | 0 | 1 | 500 | 4 | |
| 0 | 0 | 1 | 0 | 250 | 8 | |
| 0 | 0 | 1 | 1 | 125 | 16 | |
| 0 | 1 | 0 | 0 | 62.5 | 32 | |
| 0 | 1 | 0 | 1 | 50 | 40 | |
| 0 | 1 | 1 | 0 | 39.2 | 48 | |
| 0 | 1 | 1 | 1 | 33.3 | 60 | |
| 1 | 0 | 0 | 0 | 19.6 | 101 | 90 dB (60 Hz only) |

| FS3 | FS2 | FS1 | FS0 | f _{ADC} (Hz) | Tsettle (ms) | Rejection @ 50 Hz/60 Hz (Internal Clock) |
|-----|-----|-----|-----|-----------------------|--------------|--|
| 1 | 0 | 0 | 1 | 16.7 | 120 | 80 dB (50 Hz only) |
| 1 | 0 | 1 | 0 | 16.7 | 120 | 65 dB (50 Hz and 60 Hz) |
| 1 | 0 | 1 | 1 | 12.5 | 160 | 66 dB (50 Hz and 60 Hz) |
| 1 | 1 | 0 | 0 | 10 | 200 | 69 dB (50 Hz and 60 Hz) |
| 1 | 1 | 0 | 1 | 8.33 | 240 | 70 dB (50 Hz and 60 Hz) |
| 1 | 1 | 1 | 0 | 6.25 | 320 | 72 dB (50 Hz and 60 Hz) |
| 1 | 1 | 1 | 1 | 4.17 | 480 | 74 dB (50 Hz and 60 Hz) |

CONFIGURATION REGISTER

(RS2, RS1, RS0 = 0, 1, 0; Power-On/Reset = 0x0710)

The configuration register is a 16-bit register from which data can be read or to which data can be written. This register is used to configure the ADC for unipolar or bipolar mode, enable or disable the buffer, enable or disable the burnout currents, select the gain and select the analog input channel. Table 13 outlines the bit designations for the filter register. CON0 through CON15 indicate the bit locations, CON denoting the bits are in the configuration register. CON15 denotes the first bit of the data stream. The number in brackets indicates the power-on/reset default status of that bit.

| CON15 | CON14 | CON13 | CON12 | CON11 | CON10 | CON9 | CON8 |
|-------|-------|------------|---------|-------|--------|--------|--------|
| 0(0) | 0(0) | BO(0) | U/B (0) | 0(0) | G2(1) | G1(1) | G0(1) |
| CON7 | CON6 | CON5 | CON4 | CON3 | CON2 | CON1 | CON0 |
| 0(0) | 0(0) | REF_DET(0) | BUF(1) | 0(0) | CH2(0) | CH1(0) | CH0(0) |

Table 13. Configuration Register Bit Designations

| Bit Location | Bit Name | Descripti | Description | | | | | | | |
|-----------------|-------------|------------------------|---|--------------|------------------------------|---|--|--|--|--|
| CON15- CON14 | 0 | | These bits must be programmed with a Logic 0 for correct operation. | | | | | | | |
| CON13 | ВО | enabled.\ | Burnout Current Enable Bit. When this bit is set to 1 by the user, the 100 nA current sources in the signal path are enabled. When BO = 0, the burnout currents are disabled. The burnout currents can be enabled only when the buffer or in-amp is active. | | | | | | | |
| CON12 | U/B | output an coding. N | Unipolar/Bipolar Bit. Set by user to enable unipolar coding, i.e., zero differential input will result in 0x000000 output and a full-scale differential input will result in 0xFFFFF output. Cleared by the user to enable bipolar coding. Negative full-scale differential input will result in an output code of 0x000000, zero differential input will result in an output code of 0x800000, and a positive full-scale differential input will result in an output code of 0x800000. | | | | | | | |
| CON11 | 0 | This bit m | ust be pro | grammed w | ith a Logic 0 for correct op | peration. | | | | |
| CON10- | G2-G0 | Gain Sele | ct Bits. | | | | | | | |
| CON8 | | Written by | y the user t | o select the | ADC input range as follow | VS | | | | |
| | | G2 | G1 | G0 | Gain | ADC Input Range (2.5 V Reference) | | | | |
| | | 0 | 0 | 0 | 1 (In Amp not used) | 2.5 V | | | | |
| | | 0 | 0 | 1 | 2 (In-Amp not used) | 1.25 V | | | | |
| | | 0 | 1 | 0 | 4 | 625 mV | | | | |
| | | 0 | 1 | 1 | 8 | 312.5 mV | | | | |
| | | 1 | 0 | 0 | 16 | 156.2 mV | | | | |
| | | 1 | 0 | 1 | 32 | 78.125 mV | | | | |
| | | 1 | 1 | 0 | 64 | 39.06 mV | | | | |
| | | 1 | 1 | 1 | 128 | 19.53 mV | | | | |
| CON7– CON6 | 0 | These bits | s must be p | rogrammed | d with a Logic 0 for correct | operation. | | | | |
| CON5 | REF_DET | Enables th | ne Referenc | e Detect Fu | ınction. | | | | | |
| | | | | | tatus register indicates wh | nen the external reference being used by the ADC is | | | | |
| | | | uit or less tl | | | | | | | |
| | | When clea | ared, the re | ference det | ect function is disabled. | | | | | |

Preliminary Technical Information

| CON4 | BUF | Configures the ADC for buffered or unbuffered mode of operation. If <i>cleared</i> , the ADC operates in unbuffered mode, lowering the power consumption of the device. If <i>set</i> , the ADC operates in buffered mode, allowing the use to place source impedances on the front end without contributing gain errors to the system. The buffer can be disabled when the gain equals 1 or 2. For higher gains, the buffer is automatically enabled. With the buffer disabled, the voltage on the analog input pins can be from 30 mV below GND to 30 mV above AVDD. When the buffer is enabled, it requires some headroom so the voltage on any input pin must be limited to 100 mV within the power supply rails. | | | | | | | | | |
|---------------|-------------|--|--|-----------|-------------------------------|--|--|--|--|--|--|
| CON3 | 0 | This bit m | ust be prog | grammed w | rith a Logic 0 for correct or | peration. | | | | | |
| CON2- CON0 | CH2- CH0 | | Channel Select bits. Written by the user to select the active analog input channel to the ADC. | | | | | | | | |
| • | | CH2 | CH1 | CH0 | Channel | Calibration Pair | | | | | |
| | | 0 | 0 | 0 | AIN1(+) - AIN1(-) | 0 | | | | | |
| | | 0 | 0 | 1 | AIN2(+) - AIN2(-) | 1 | | | | | |
| | | 0 | 1 | 0 | AIN3(+) - AIN3(-) | 2 | | | | | |
| | | 0 | 1 | 1 | AIN1(-) - AIN1(-) | 0 | | | | | |
| | | 1 | 0 | 0 | Reserved | | | | | | |
| | | 1 | 0 | 1 | Reserved | | | | | | |
| | | 1 | 1 | 0 | Reserved | | | | | | |
| | | 1 | 1 | 1 | AV _{DD} Monitor | Automatically Selects Gain = 1/6 and 1.17 V Reference | | | | | |

DATA REGISTER

(RS2, RS1, RS0 = 0, 1, 1; Power-On/Reset = 0x0000(00))

The conversion result from the ADC is stored in this data register. This is a read-only register. On completion of a read operation from this register, the $\overline{\text{RDY}}$ bit/pin is set.

ID REGISTER

(RS2, RS1, RS0 = 1, 0, 0; Power-On/Reset = 0xX8 (AD7798) / 0xX9 (AD7799))

The Identification Number for the AD7798/AD7799 is stored in the ID register. This is a read-only register.

IO REGISTER

(RS2, RS1, RS0 = 1, 0, 1; Power-On/Reset = 0x00)

The IO register is an 8-bit register from which data can be read or to which data can be written. This register is used to enable the excitation currents and select the value of the excitation currents. Table 18 outlines the bit designations for the IO register. IO0 through IO7 indicate the bit locations, IO denoting the bits are in the IO register. IO7 denotes the first bit of the data stream. The number in brackets indicates the power-on/reset default status of that bit.

| 107 | 106 | IO5 | 104 | IO3 | IO2 | IO1 | 100 |
|------|---------|-----------|-----------|------|------|------|------|
| 0(0) | IOEN(0) | IO2DAT(0) | IO1DAT(0) | 0(0) | 0(0) | 0(0) | 0(0) |

Table 14. IO Register Bit Designations

| Bit Location | Bit Name | Description |
|--------------|---------------|--|
| 107 | 0 | This bit must be programmed with a Logic 0 for correct operation. |
| 106 | IOEN | Configures the pins AIN3(+)/P1 and AIN3(-)/P2 as analog input pins or digital output pins. |
| | | When this bit is set, the pins are configured as digital output pins P1 and P2. |
| | | When this bit is <i>cleared</i> , these pins are configured as analog input pins AIN3(+) and AIN3(–). |
| 105-104 | IO2DAT-IO1DAT | P1/P2 Data. |
| | | When IOEN is set, the data for the digital output Pins P1 and P2 is written to Bits IO2DAT and IO1DAT. |
| IO3-IO0 | 0 | These bits must be programmed with a Logic 0 for correct operation. |

OFFSET REGISTER

(RS2, RS1, RS0 = 1, 1, 0; Power-On/Reset = 0x8000(AD7798)/0x800000(AD7799))

Each analog input channel has a dedicated offset register that holds the offset calibration coefficient for the channel. This register is 16 bits wide on the AD7798 and 24 bits wide on the AD7799 and, its power-on/reset value is 8000(00) hex. The offset register is used in conjunction with its associated full-scale register to form a register pair. The power-on-reset value is automatically overwritten if an internal or system zero-scale calibration is initiated by the user. The offset register is a read/write register. However, the AD7798/AD7799 must be in idle mode or power-down mode when writing to the offset register.

FULL-SCALE REGISTER

(RS2, RS1, RS0 = 1, 1, 1; Power-On/Reset = 0x5XXX(AD7798)/0x5XXX00(AD7799))

The full-scale register is a 16-bit register on the AD7798 and a 24-bit register on the AD7799. The full-scale register holds the full-scale calibration coefficient for the ADC. The AD7798/AD7799 has 3 full-scale registers, each channel having a dedicated full-scale register. The full-scale registers are read/write registers, However, when writing to the full-scale registers, the ADC must be placed in power-down mode or idle mode. These registers are configured on power-on with factory-calibrated full-scale calibration coefficients, the calibration being performed at Gain=1. Therefore, every device will have different default coefficients. The coefficients are different depending on whether the internal reference or an external reference is selected. The default value will be automatically overwritten if an internal or system full-scale calibration is initiated by the user, or the full-scale register is written to.

ADC CIRCUIT INFORMATION

OVERVIEW

The AD7798/AD7799 is a low power ADC that incorporates a Σ - Δ modulator, a buffer, in-amp and on-chip digital filtering intended for the measurement of wide dynamic range, low frequency signals such as those in pressure transducers and weigh scales.

The part has three differential inputs that can be buffered or unbuffered. The reference is provided by an external reference source. Figure 12 shows the basic connections required to operate the part.




Figure 12. Basic Connection Diagram

The output rate of the AD7798/AD7799 (f_{ADC}) is user-programmable. The allowable update rates along with the corresponding settling times are listed in Table 12. Normal mode rejection is the major function of the digital filter. Simultaneous 50 Hz and 60 Hz rejection is optimized when the update rate equals 16.7 Hz or less as notches are placed at both 50 Hz and 60 Hz with these update rates (see Figure 14).

The AD7798/AD7799 uses slightly different filter types depending on the output update rate so that the rejection of quantization noise and device noise is optimized. When the update rate is from 4.17 Hz to 12.5 Hz, a Sinc³ filter along with an averaging filter is used. When the update rate is from 16.7 Hz to 39.2 Hz, a modified Sinc³ filter is used. This filter gives simultaneous 50 Hz/60 Hz rejection when the update rate equals 16.7 Hz. A Sinc⁴ filter is used when the update rate is from 50 Hz to 250 Hz. Finally, an integrate-only filter is used when the update rate equals 500 Hz. Figure 13 to Figure 16 show the frequency response of the different filter types for a few of the update rates.




Figure 13. Filter Profile with Update Rate = 4.17 Hz




Figure 14. Filter Profile with Update Rate = 16.7 Hz




Figure 15. Filter Profile with Update Rate = 250 Hz




Figure 16. Filter Response at 500 Hz Update Rate

DIGITAL INTERFACE

As previously outlined, the AD7798/AD7799's programmable functions are controlled using a set of on-chip registers. Data is written to these registers via the part's serial interface and read access to the on-chip registers is also provided by this interface. All communications with the part must start with a write to the communications register. After power-on or reset, the device expects a write to its communications register. The data written to this register determines whether the next operation is a read operation or a write operation and also determines to which register this read or write operation occurs. Therefore, write access to any of the other registers on the part begins with a write operation to the communications register followed by a write to the selected register. A read operation from any other register (except when continuous read mode is selected) starts with a write to the communications register followed by a read operation from the selected register.

The AD7798/AD7799's serial interface consists of four signals: $\overline{\text{CS}}$, DIN, SCLK, and DOUT/ $\overline{\text{RDY}}$. The DIN line is used to transfer data into the on-chip registers while DOUT/ $\overline{\text{RDY}}$ is used for accessing from the on-chip registers. SCLK is the serial clock input for the device and all data transfers (either on DIN or DOUT/ $\overline{\text{RDY}}$) occur with respect to the SCLK signal. The DOUT/ $\overline{\text{RDY}}$ pin operates as a data ready signal also, the line going low when a new data-word is available in the output register. It is reset high when a read operation from the data register is complete. It also goes high prior to the updating of the data register to indicate when not to read from the device, to ensure that a data read is not attempted while the register is being updated. $\overline{\text{CS}}$ is used to select a device. It can be used to decode the AD7798/AD7799 in systems where several components are connected to the serial bus.

Figure 3 and Figure 4 show timing diagrams for interfacing to the AD7798/AD7799 with $\overline{\text{CS}}$ being used to decode the part. Figure 3 shows the timing for a read operation from the AD7798/AD7799's output shift register while Figure 4 shows the timing for a write operation to the input shift register. It is possible to read the same word from the data register several times even though the DOUT/ $\overline{\text{RDY}}$ line returns high after the first read operation. However, care must be taken to ensure that the read operations have been completed before the next output update occurs. In continuous read mode, the data register can be read only once.

The serial interface can operate in 3-wire $\overline{\text{mode}}$ by tying $\overline{\text{CS}}$ low. In this case, the SCLK, DIN, and DOUT/ $\overline{\text{RDY}}$ lines are used to communicate with the AD7798/AD7799. The end of the conversion can be monitored using the $\overline{\text{RDY}}$ bit in the status register. This scheme is suitable for interfacing to micro-controllers. If $\overline{\text{CS}}$ is required as a decoding signal, it can be generated from a port pin. For microcontroller interfaces, it is recommended that SCLK idles high between data transfers.

The AD7798/AD7799 can be operated with $\overline{\text{CS}}$ being used as a frame synchronization signal. This scheme is useful for DSP interfaces. In this case, the first bit (MSB) is effectively clocked out by $\overline{\text{CS}}$ since $\overline{\text{CS}}$ would normally occur after the falling edge of SCLK in DSPs. The SCLK can continue to run between data transfers, provided the timing numbers are obeyed.

The serial interface can be reset by writing a series of 1s on the DIN input. If a Logic 1 is written to the AD7798/AD7799 line for at least 32 serial clock cycles, the serial interface is reset. This ensures that the interface can be reset to a known state if the interface gets lost due to a software error or some glitch in the system. Reset returns the interface to the state in which it is expecting a write to the communications register. This operation resets the contents of all registers to their power-on values. Following a reset, the user should allow a period of 500 s before addressing the serial interface.


The AD7798/AD7799 can be configured to continuously convert or to perform a single conversion. See Figure 17 through Figure 19.

Single Conversion Mode

In single conversion mode, the AD7798/AD7799 is placed in shutdown mode between conversions. When a single conversion is initiated by setting MD2, MD1, MD0 to 0, 0, 1 in the mode register, the AD7798/AD7799 powers up, performs a single conversion, and then returns to shutdown mode. The onchip oscillator requires 1 ms to power up. A conversion will require a time period of $2 \times t_{ADC}$. DOUT/ \overline{RDY} goes low to indicate the completion of a conversion. When the data-word has been read from the data register, DOUT/ \overline{RDY} goes high. If \overline{CS} is low, DOUT/ \overline{RDY} remains high until another conversion is initiated and completed. The data register can be read several times, if required, even when DOUT/ \overline{RDY} has gone high.

Continuous Conversion Mode

This is the default power-up mode. The AD7798/AD7799 will continuously convert, the \overline{RDY} pin in the status register going low each time a conversion is complete. If \overline{CS} is low, the DOUT/ \overline{RDY} line will also go low when a conversion is complete. To read a conversion, the user can write to the communications register, indicating that the next operation is a read of the data register. The digital conversion will be placed on the DOUT/ \overline{RDY} pin as soon as SCLK pulses are applied to the ADC. DOUT/ \overline{RDY} returns high when the conversion is read. The user can read this register additional times, if required. However, the user must ensure that the data register is not being accessed at the completion of the next conversion or else the new conversion word will be lost.



Preliminary Technical Information

Continuous Read

Rather than write to the communications register each time a conversion is complete to access the data, the AD7798/AD7799 can be configured so that the conversions are placed on the DOUT/RDY line automatically. By writing 01011100 to the communications register, the user needs only to apply the appropriate number of SCLK cycles to the ADC and the 16/24-bit word will automatically be placed on the DOUT/RDY line when a conversion is complete. The ADC should be configured for continuous conversion mode.

When DOUT/RDY goes low to indicate the end of a conversion, sufficient SCLK cycles must be applied to the ADC and the data conversion will be placed on the DOUT/RDY line. When the conversion is read, DOUT/RDY will return high until the next conversion is available. In this mode, the data can be read only once. Also, the user must ensure that the data-word is

read before the next conversion is complete. If the user has not read the conversion before the completion of the next conversion or if insufficient serial clocks are applied to the AD7798/ AD7799 to read the word, the serial output register is reset when the next conversion is complete and the new conversion is placed in the output serial register.

To exit the continuous read mode, the instruction 01011000 must be written to the communications register while the DOUT/RDY pin is low. While in the continuous read mode, the ADC monitors activity on the DIN line so that it can receive the instruct-ion to exit the continuous read mode. Additionally, a reset will occur if 32 consecutive 1s are seen on DIN. Therefore, DIN should be held low in continuous read mode until an instruction is to be written to the device.




Figure 19. Continuous Read

CIRCUIT DESCRIPTION

ANALOG INPUT CHANNEL

The AD7798/AD7799 has three differential analog input channels. These are connected to the on-chip buffer amplifier when the device is operated in buffered mode and directly to the modulator when the device is operated in unbuffered mode. In buffered mode (the BUF bit in the mode register is set to 1), the input channel feeds into a high impedance input stage of the buffer amplifier. Therefore, the input can tolerate significant source impedances and is tailored for direct connection to external resistive-type sensors such as strain gauges or resistance temperature detectors (RTDs).

When BUF = 0, the part is operated in unbuffered mode. This results in a higher analog input current. Note that this unbuffered input path provides a dynamic load to the driving source. Therefore, resistor/capacitor combinations on the input pins can cause gain errors, depending on the output impedance of the source that is driving the ADC input. Table 15 shows the allowable external resistance/capacitance values for unbuffered mode such that no gain error at the 20-bit level is introduced.

Table 15. External R-C Combination for No 20-Bit Gain Error

| C (pF) | R (Ω) |
|--------|-------|
| 50 | 9 K |
| 100 | 6 K |
| 500 | 1.5 K |
| 1000 | 900 |
| 5000 | 200 |

The AD7798/AD7799 can be operated in unbuffered mode only when the gain equals 1 or 2. At higher gains, the buffer is automatically enabled. The absolute input voltage range in buffered mode is restricted to a range between GND + 100 mV and AV_DD – 100 mV. When the gain is set to 4 or higher, the in-amp is enabled. The absolute input voltage range when the in-amp is active is restricted to a range between GND + 300 mV and $AV_{\rm DD}$ – 1.1 V Care must be taken in setting up the common-mode voltage so that these limits are not exceeded. Otherwise, there will be degradation in linearity and noise performance.

The absolute input voltage in unbuffered mode includes the range between GND – 30 mV and AV $_{\rm DD}$ + 30 mV as a result of being unbuffered. The negative absolute input voltage limit does allow the possibility of monitoring small true bipolar signals with respect to GND.

INSTRUMENTATION AMPLIFIER

Amplifying the analog input signal by a gain of 1 or 2 is performed digitally within the AD7798/AD7799. However, when the gain equals 4 or higher, the output from the buffer is applied to the input of the on-chip instrumentation amplifier. This low noise in-amp means that signals of small amplitude can be gained within the AD7798/AD7799 while still

maintaining excellent noise performance. For example, when the gain is set to 64, the rms noise is 40 nV typically which is equivalent to 20.5 bits effective resolution or 18 bits peak-to-peak resolution.

The AD7798/AD7799 can be programmed to have a gain of 1, 2, 4, 8, 16, 32, 64, and 128 using the bits G2 - G0 in the configuration register. Therefore, with a 2.5V reference, the unipolar ranges are from 0 mV - 20 mV to 0 V to 2.5 V while the bipolar ranges are from ± 20 mV to ± 2.5 V. When the in-amp is active (Gain ≥ 4), the common mode voltage ((AIN(+) + AIN(-))/2 must be greater than or equal to 0.5 V.

If the AD7798/AD7799 is operated with a reference which has a value equal to $AV_{\rm DD}$, the analog input signal must be limited to 90% of $V_{\text{REF}}/gain$ when the in-amp is active for correct operation.

BIPOLAR/UNIPOLAR CONFIGURATION

The analog input to the AD7798/AD7799 can accept either unipolar or bipolar input voltage ranges. A bipolar input range does not imply that the part can tolerate negative voltages with respect to system GND. Unipolar and bipolar signals on the AIN(+) input are referenced to the voltage on the AIN(-) input. For example, if AIN(-) is 2.5 V and the ADC is configured for unipolar mode and a gain of 1, the input voltage range on the AIN(+) pin is 2.5 V to 5 V.

If the ADC is configured for bipolar mode, the analog input range on the AIN(+) input is 0 V to 5 V. The bipolar/unipolar option is chosen by programming the U/ \overline{B} bit in the configuration register.

DATA OUTPUT CODING

When the ADC is configured for unipolar operation, the output code is natural (straight) binary with a zero differential input voltage resulting in a code of 00...00, a midscale voltage resulting in a code of 100...000, and a full-scale input voltage resulting in a code of 111...111. The output code for any analog input voltage can be represented as

$$Code = 2^N \times (AIN/V_{REF})$$

When the ADC is configured for bipolar operation, the output code is offset binary with a negative full-scale voltage resulting in a code of 000...000, a zero differential input voltage resulting in a code of 100...000, and a positive full-scale input voltage resulting in a code of 111...111. The output code for any analog input voltage can be represented as

$$Code = 2^{N-1} \times [(AIN/V_{REF}) + 1]$$

where AIN is the analog input voltage and N = 16 for the AD7798 and 24 for the AD7799.

BURNOUT CURRENTS

The AD7798/AD7799 contains two 100 nA constant current generators, one sourcing current from AV_{DD} to AIN(+) and one sinking current from AIN(-) to GND. The currents are switched to the selected analog input pair. Both currents are either on or off, depending on the burnout current enable (BO) bit in the configuration register. These current s ca be used to verify that an external transducer is still operational before attempting to take measurements on that channel. Once the burnout currents are turned on, they will flow in the external transducer circuit, and a measurement of the input voltage on the analog input channel can be taken. If the resultant voltage measured is full scale, the user needs to verify why this is the case. A full scale reading could mean that the front end sensor is open circuit, it could also mean that the front end sensor is overloaded and is justified in outputting full scale or, the reference may be absent, thus clamping the data to all ones.

When reading all ones from the output, the user needs to check these three cases before making a judgment. If the voltage measured is 0 V, it may indicate that the transducer has short circuited. For normal operation, these burnout currents are turned off by writing a 0 to the BO bit in the configuration register. The current sources work over the normal absolute input voltage range specifications with buffers on.

REFERENCE

The common-mode range for these differential inputs is from GND to AV_{DD}. The reference input is unbuffered and, therefore, excessive R-C source impedances will introduce gain errors. The reference voltage REFIN (REFIN(+) – REFIN(-)) is 2.5 V nominal, but the AD7798/AD7799 is functional with reference voltages from 0.1 V to AV_{DD}. In applications where the excitation (voltage or current) for the transducer on the analog input also drives the reference voltage for the part, the effect of the low frequency noise in the excitation source will be removed because the application is ratiometric. If the AD7798/AD7799 is used in a nonratiometric application, a low noise reference should be used.

Recommended 2.5 V reference voltage sources for the AD7798/AD7799 include the ADR381 and ADR391, which are low noise, low power references. Also note that the reference inputs provide a high impedance, dynamic load. Because the input impedance of each reference input is dynamic, resistor/ capacitor combinations on these inputs can cause dc gain errors, depending on the output impedance of the source that is driving the reference inputs.

Reference voltage sources like those recommended above (e.g., ADR391) will typically have low output impedances and are, therefore, tolerant to having decoupling capacitors on REFIN(+) without introducing gain errors in the system. Deriving the reference input voltage across an external resistor will mean that the reference input sees a significant external source impedance.

External decoupling on the REFIN pins would not be recommended in this type of circuit configuration.

REFERENCE DETECT

The AD7798/AD7799 includes on-chip circuitry to detect if the part has a valid reference for conversions or calibrations. This feature is enabled when the REF-DET bit in the configuration register is set to 1. If the voltage between the REFIN(+) and REFIN(-) pins goes below 0.3 V or either the REFIN(+) or REFIN(-) inputs are open circuit, the AD7798/AD7799 detects that it no longer has a valid reference. In this case, the NOREF bit of the status register is set to 1. If the AD7798/AD7799 is performing normal conversions and the NOREF bit becomes active, the conversion results revert to all 1s. Therefore it is not necessary to continuously monitor the status of the NOREF bit when performing conversions. It is only necessary to verify its status if the conversion result read from the ADC's data register is all 1s. If the AD7798/AD7799 is performing either an offset of full-scale calibration and the NOREF bit becomes active, the updating of the respective calibration registers is inhibited to avoid loading incorrect coefficients to these registers and the ERR bit in the status register is set. If the user is concerned about verifying that a valid reference is in place every time a calibration is performed, the status of the ERR bit should be checked at the end of the calibration cycle.

RESET

The circuitry and serial interface of the AD7798/AD7799 can be reset by writing 32 consecutive 1s to the device, This will reset the logic, the digital filter and the analog modulator while all on-chip registers are reset to their default values. A reset is automatically performed on power up. When a reset is initiated, the user must allow a period of 500 μs before accessing any of the on-chip registers. A reset is useful if the serial interface becomes asynchronous due to noise on the SCLK line.

AVDD MONITOR

Along with converting external voltages, the ADC can be used to monitor the voltage on the $AV_{\rm DD}$ pin. When Bits CH2 to CH0 equal 1, the voltage on the $AV_{\rm DD}$ pin is internally attenuated by 6 and the resultant voltage is applied to the $\Sigma\text{-}\Delta$ modulator using an internal 1.17 V reference for analog to digital conversion. This is useful because variations in the power supply voltage can be monitored.

CALIBRATION

The AD7798/AD7799 provides four calibration modes that can be programmed via the mode bits in the mode register. These are internal zero-scale calibration, internal full scale calibration, system zero-scale calibration and system full scale calibration which will effectively reduce the offset error and full-scale error to the order of the noise. After each conversion, the ADC conversion result is scaled using the ADC calibration registers before being written to the data register. The offset calibration

Preliminary Technical Information

coefficient is subtracted from the result prior to multiplication by the full-scale coefficient.

To start a calibration, write the relevant value to the MD2 to MD0 bits in the mode register. After the calibration is complete, the contents of the corresponding calibration registers are updated, the $\overline{\text{RDY}}$ bit in the status register is set, the DOUT/ $\overline{\text{RDY}}$ pin goes low (if $\overline{\text{CS}}$ is low) and the AD7798/AD7799 reverts to idle mode.

During an internal zero-scale or full-scale calibration, the respective zero input and full scale input are automatically connected internally to the ADC input pins. A system calibration, however, expects the system zero-scale and system full scale voltages to be applied to the ADC pins before the calibration mode is initiated. In this way, external ADC errors are removed.

From an operational point of view, a calibration should be treated like another ADC conversion. A zero-scale calibration (if required) should always be performed before a full scale calibration. System software should monitor the $\overline{\text{RDY}}$ bit in the status register or the DOUT/ $\overline{\text{RDY}}$ pin to determine the end of calibration via a polling sequence or an interrupt-driven routine.

Both an internal offset calibration and system offset calibration takes two conversion cycles. An internal offset calibration is not needed as the ADC itself removes the offset continuously.

To perform an internal full-scale calibration, a full-scale input voltage is automatically connected to the selected analog input for this calibration. When the gain equals 1, a calibration takes 2 conversion cycles to complete when chopping is enabled and 1 conversion cycle when chopping is disabled. For higher gains, 4 conversion cycles are required to perform the full-scale calibration when chopping is enabled and 2 conversion cycles when chopping is disabled. DOUT/RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured full-scale coefficient is placed in the fullscale register of the selected channel. Internal full-scale calibrations cannot be performed when the gain equals 128. With this gain setting, a system full-scale calibration can be performed. A full-scale calibration is required each time the gain of a channel is changed to minimize the full-scale error.

An internal full-scale calibration can be performed at specified update rates only. For gains of 1, 2, and 4, an internal full-scale calibration can be performed at any update rate. However, for higher gains, internal full-scale calibrations can be performed when the update rate is less than or equal to 16.7 Hz, 33.3 Hz and 50 Hz only. However, the full-scale error does not vary with update rate so a calibration at one update is valid for all update rates (assuming the gain or reference source is not changed).

A system full-scale calibration takes 2 conversion cycles to complete irrespective of the gain setting, A system full-scale calibration can be performed at all gains and all update rates. If system offset calibrations are being performed along with system full-scale calibrations, the offset calibration should be performed before the system full-scale calibration is initiated.

GROUNDING AND LAYOUT

Since the analog inputs and reference inputs of the ADC are differential, most of the voltages in the analog modulator are common-mode voltages. The excellent common-mode rejection of the part will remove common-mode noise on these inputs. The digital filter will provide rejection of broadband noise on the power supply, except at integer multiples of the modulator sampling frequency. The digital filter also removes noise from the analog and reference inputs, provided that these noise sources do not saturate the analog modulator. As a result, the AD7798/AD7799 is more immune to noise interference than a conventional high resolution converter. However, because the resolution of the AD7798/AD7799 is so high, and the noise levels from the AD7798/AD7799 are so low, care must be taken with regard to grounding and layout.

The printed circuit board that houses the AD7798/AD7799 should be designed such that the analog and digital sections are separated and confined to certain areas of the board. A minimum etch technique is generally best for ground planes because it gives the best shielding.

It is recommended that the AD7798/AD7799's GND pin be tied to the AGND plane of the system. In any layout, it is important that the user keep in mind the flow of currents in the system, ensuring that the return paths for all currents are as close as possible to the paths the currents took to reach their destinations. Avoid forcing digital currents to flow through the AGND sections of the layout.

The AD7798/AD7799's ground plane should be allowed to run under the AD7798/AD7799 to prevent noise coupling. The power supply lines to the AD7798/AD7799 should use as wide a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals such as clocks should be shielded with digital ground to avoid radiating noise to other sections of the board, and clock signals should never be run near the analog inputs. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This will reduce the effects of feedthrough through the board. A microstrip technique is by far the best, but it is not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground planes, while signals are placed on the solder side.

Preliminary Technical Information

Good decoupling is important when using high resolution ADCs. AV_DD should be decoupled with 10 μF tantalum in parallel with 0.1 μF capacitors to GND. DV_DD should be decoupled with 10 μF tantalum in parallel with 0.1 μF capacitors to the system's DGND plane with the system's AGND to DGND connection being close to the AD7798/AD7799. To

achieve the best from these decoupling components, they should be placed as close as possible to the device, ideally right up against the device. All logic chips should be decoupled with 0.1 μF ceramic capacitors to DGND.

APPLICATIONS

The AD7798/AD7799 provides a low-cost, high resolution analog-to-digital function. Because the analog-to-digital function is provided by a Σ - Δ architecture, it makes the part more immune to noisy environments, making it ideal for use in sensor measurement and industrial and process control applications.

WEIGH SCALES

Figure 20 shows the AD7798/AD7799 being used in a weigh scale application. The loadcell is arranged in a bridge network and gives a differential output voltage between its OUT+ and OUT- terminals. Assuming a 5 V excitation voltage, the full-scale output range from the transducer is 10 mV when the sensitivity is 2 mV/V. The excitation voltage for the bridge can be used to directly provide the reference for the ADC as the reference input range includes the supply voltage.

A second advantage of using the AD7798/AD7799 in transducer-based applications is that the low-side power switch can be fully utilized in low power applications. The low-side power switch is connected in series with the cold side of the

bridge. In normal operation, the switch is closed and measurements can be taken. In applications where power is of concern, the AD7798/AD7799 can be placed in standby mode, thus significantly reducing the power consumed in the application. In addition, the low-side power switch can be opened while in standby mode, thus avoiding unnecessary power consumption by the front-end transducer. When the part is taken out of standby mode and the low-side power switch is closed, the user should ensure that the front-end circuitry is fully settled before attempting a read from the AD7798/AD7799.

In the diagram, temperature compensation is performed using a thermistor. In addition, the reference voltage for the temperature measurement is derived from a precision resistor in series with the thermistor. This allows a ratiometric measurement so that variation of the reference voltage has no affect on the measurement (it is the ratio of the precision reference resistance to the thermistor resistance which is measured).





Figure 20. Weigh Scales Using the AD7798/AD7799

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153AB

Figure 21. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
|----------------|-------------------|---------------------|----------------|
| AD7798BRU | -40°C to +105°C | 16-Lead TSSOP | RU-16 |
| AD7798BRU-REEL | -40°C to +105°C | 16-Lead TSSOP | RU-16 |
| AD7799BRU | -40°C to +105°C | 16-Lead TSSOP | RU-16 |
| AD7799BRU-REEL | -40°C to +105°C | 16-Lead TSSOP | RU-16 |

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.